

ECE/CS 250 EXAM REFERENCE SHEET

(You may keep or discard this sheet)

MIPS info

MIPS32® Instruction Set Quick Reference

Rd	- DESTINATION REGISTER
Rs, Rt	- SOURCE OPERAND REGISTERS
RA	- RETURN ADDRESS REGISTER (R31)
PC	- PROGRAM COUNTER
ACC	- 64-BIT ACCUMULATOR
Lo, Hi	- ACCUMULATOR LOW (ACC _{31:0}) AND HIGH (ACC _{63:32}) PARTS
	- SIGNED OPERAND OR SIGN EXTENSION
::	- UNSIGNED OPERAND OR ZERO EXTENSION
R2	- CONCATENATION OF BIT FIELDS
DOTTED	- MIPS32 RELEASE 2 INSTRUCTION
	- ASSEMBLER PSEUDO-INSTRUCTION

PLEASE REFER TO "MIPS32 ARCHITECTURE FOR PROGRAMMERS VOLUME II: THE MIPS32 INSTRUCTION SET" FOR COMPLETE INSTRUCTION SET INFORMATION.

ARITHMETIC OPERATIONS			
ADD	Rd, Rs, Rt	Rd = Rs + Rt	(OVERFLOW TRAP)
ADDI	Rd, Rs, const16	Rd = Rs + const16	(OVERFLOW TRAP)
ADDIU	Rd, Rs, const16	Rd = Rs + const16	
ADDU	Rd, Rs, Rt	Rd = Rs + Rt	
CLO	Rd, Rs	Rd = COUNTLEADINGONES(Rs)	
CLZ	Rd, Rs	Rd = COUNTLEADINGZEROS(Rs)	
LA	Rd, label	Rd = ADDRESS(label)	
LI	Rd, IMM32	Rd = IMM32	
LUI	Rd, const16	Rd = const16 << 16	
MOVE	Rd, Rs	Rd = Rs	
NEGU	Rd, Rs	Rd = -Rs	
SEB ²	Rd, Rs	Rd = RS _{7:0}	
SEH ²	Rd, Rs	Rd = RS _{15:0}	
SUB	Rd, Rs, Rt	Rd = Rs - Rt	(OVERFLOW TRAP)
SUBU	Rd, Rs, Rt	Rd = Rs - Rt	

SHIFT AND ROTATE OPERATIONS			
ROTR ²	Rd, Rs, BITS5	Rd = RS _{BITS4-1:0} :: RS _{31:BITS5}	
ROTRV ²	Rd, Rs, RT	Rd = RS _{RT4-1:0} :: RS _{31:RT4:0}	
SLL	Rd, Rs, SHIFT5	Rd = Rs << SHIFT5	
SLLV	Rd, Rs, RT	Rd = Rs << RT _{4:0}	
SRA	Rd, Rs, SHIFT5	Rd = Rs >> SHIFT5	
SRAV	Rd, Rs, RT	Rd = Rs >> RT _{4:0}	
SRL	Rd, Rs, SHIFT5	Rd = Rs >> SHIFT5	
SRLV	Rd, Rs, RT	Rd = Rs >> RT _{4:0}	

Copyright © 2008 MIPS Technologies, Inc. All rights reserved.

Powers of two

n	2 ⁿ
0	1
1	2
2	4
3	8
4	16
5	32
6	64
7	128
8	256
9	512
10	1,024
11	2,048
12	4,096
13	8,192
14	16,384
15	32,768
16	65,536

The Intel x86 instruction set

LOGICAL AND BIT-FIELD OPERATIONS			
AND	Rd, Rs, Rt	Rd = Rs & Rt	
ANDI	Rd, Rs, const16	Rd = Rs & const16	
EXT ²	Rd, Rs, P, S	Rs = RS _{P:S-1:P}	
INS ²	Rd, Rs, P, S	RD _{P:S-1:P} = RS _{S:0}	
NOP		No-OP	
NOR	Rd, Rs, Rt	Rd = ~ (Rs Rt)	
NOT	Rd, Rs	Rd = ~Rs	
OR	Rd, Rs, Rt	Rd = Rs Rt	
ORI	Rd, Rs, const16	Rd = Rs const16	
WSBH ²	Rd, Rs	Rd = RS _{23:16} :: RS _{31:24} :: RS _{7:0} :: RS _{15:8}	
XOR	Rd, Rs, Rt	Rd = Rs ^ Rt	
XORI	Rd, Rs, const16	Rd = Rs ^ const16	

CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS			
MOVN	Rd, Rs, Rt	If Rt ≠ 0, Rd = Rs	
MOVZ	Rd, Rs, Rt	If Rt = 0, Rd = Rs	
SLT	Rd, Rs, Rt	Rd = (Rs < Rt) ? 1 : 0	
SLTI	Rd, Rs, const16	Rd = (Rs < const16) ? 1 : 0	
SLTIU	Rd, Rs, const16	Rd = (Rs < const16) ? 1 : 0	
SLTU	Rd, Rs, Rt	Rd = (Rs < Rt) ? 1 : 0	

MULTIPLY AND DIVIDE OPERATIONS			
DIV	Rs, Rt	Lo = Rs / Rt	Rs MOD Rt
DIVU	Rs, Rt	Lo = Rs / Rt	Rs MOD Rt
MADD	Rs, Rt	Acc += Rs Rt	
MADDD	Rs, Rt	Acc += Rs Rt	
MSUB	Rs, Rt	Acc -= Rs Rt	
MSUBU	Rs, Rt	Acc -= Rs Rt	
MUL	Rd, Rs, Rt	Rd = Rs Rt	
MULT	Rs, Rt	Acc = Rs Rt	
MULTU	Rs, Rt	Acc = Rs Rt	

ACCUMULATOR ACCESS OPERATIONS			
MFHI	Rd	Rd = Hi	
MFLO	Rd	Rd = Lo	
MTHI	Rs	Hi = Rs	
MTLO	Rs	Lo = Rs	

JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)			
B	OFF18	PC += OFF18	
BAL	OFF18	RA = PC + 8, PC += OFF18	
BEQ	Rs, Rt, OFF18	If Rs = Rt, PC += OFF18	
BEQZ	Rs, OFF18	If Rs = 0, PC += OFF18	
BGEZ	Rs, OFF18	If Rs ≥ 0, PC += OFF18	
BGEZL	Rs, OFF18	RA = PC + 8; If Rs ≥ 0, PC += OFF18	
BGTZ	Rs, OFF18	If Rs > 0, PC += OFF18	
BLEZ	Rs, OFF18	If Rs ≤ 0, PC += OFF18	
BLTZ	Rs, OFF18	If Rs < 0, PC += OFF18	
BLTZAL	Rs, OFF18	RA = PC + 8; If Rs < 0, PC += OFF18	
BNE	Rs, Rt, OFF18	If Rs ≠ Rt, PC += OFF18	
BNEZ	Rs, OFF18	If Rs ≠ 0, PC += OFF18	
J	ADDR28	PC = PC _{31:28} :: ADDR28	
JAL	ADDR28	RA = PC + 8; PC = PC :: ADDR	
JALR	Rd, Rs	Rd = PC + 8; PC = Rs	
JR	Rs	PC = Rs	

LOAD AND STORE OPERATIONS			
LB	Rd, OFF16(Rs)	Rd = MEM8(Rs + OFF16)	
LBU	Rd, OFF16(Rs)	Rd = MEM8(Rs + OFF16)	
LH	Rd, OFF16(Rs)	Rd = MEM16(Rs + OFF16)	
LHU	Rd, OFF16(Rs)	Rd = MEM16(Rs + OFF16)	
LW	Rd, OFF16(Rs)	Rd = MEM32(Rs + OFF16)	
LWL	Rd, OFF16(Rs)	Rd = LOADWORDLEFT(Rs + OFF16)	
LWR	Rd, OFF16(Rs)	Rd = LOADWORDRIGHT(Rs + OFF16)	
SB	Rs, OFF16(Rt)	MEM8(Rt + OFF16) = RS _{7:0}	
SH	Rs, OFF16(Rt)	MEM16(Rt + OFF16) = RS _{15:8}	
SW	Rs, OFF16(Rt)	MEM32(Rt + OFF16) = Rs	
SWL	Rs, OFF16(Rt)	STOREWORDLEFT(Rt + OFF16, Rs)	
SWR	Rs, OFF16(Rt)	STOREWORDRIGHT(Rt + OFF16, Rs)	
ULW	Rd, OFF16(Rs)	Rd = UNALIGNED_MEM32(Rs + OFF16)	
USW	Rs, OFF16(Rt)	UNALIGNED_MEM32(Rt + OFF16) = Rs	

ATOMIC READ-MODIFY-WRITE OPERATIONS			
LL	Rd, OFF16(Rs)	Rd = MEM32(Rs + OFF16); LINK	
SC	Rd, OFF16(Rs)	If ATOMIC, MEM32(Rs + OFF16) = Rd; Rd = ATOMIC ? 1 : 0	

MD00565 Revision 01.01

REGISTERS			
0	zero	Always equal to zero	
1	at	Assembler temporary; used by the assembler	
2-3	v0-v1	Return value from a function call	
4-7	a0-a3	First four parameters for a function call	
8-15	t0-t7	Temporary variables; need not be preserved	
16-23	s0-s7	Function variables; must be preserved	
24-25	t8-t9	Two more temporary variables	
26-27	k0-k1	Kernel use registers; may change unexpectedly	
28	gp	Global pointer	
29	sp	Stack pointer	
30	fp/s8	Stack frame pointer or subroutine variable	
31	ra	Return address of the last subroutine call	