

# ECE/CS 250 EXAM REFERENCE SHEET

(You may keep or discard this sheet)

## MIPS info

### MIPS32® Instruction Set Quick Reference

Rd	- DESTINATION REGISTER
Rs, Rt	- SOURCE OPERAND REGISTERS
Ra	- RETURN ADDRESS REGISTER (R31)
PC	- PROGRAM COUNTER
Acc	- 64-BIT ACCUMULATOR
Lo, Hi	- ACCUMULATOR LOW (Acc <sub>31:0</sub> ) AND HIGH (Acc <sub>63:32</sub> ) PARTS
	- SIGNED OPERAND OR SIGN EXTENSION
	- UNSIGNED OPERAND OR ZERO EXTENSION
	- CONCATENATION OF BIT FIELDS
..	
R2	- MIPS32 RELEASE 2 INSTRUCTION
DOTTED	- ASSEMBLER PSEUDO-INSTRUCTION

PLEASE REFER TO "MIPS32 ARCHITECTURE FOR PROGRAMMERS VOLUME II: THE MIPS32 INSTRUCTION SET" FOR COMPLETE INSTRUCTION SET INFORMATION.

ARITHMETIC OPERATIONS			
ADD	Rd, Rs, Rt	Rd = Rs + Rt	(OVERFLOW TRAP)
ADDI	Rd, Rs, CONST16	Rd = Rs + CONST16	(OVERFLOW TRAP)
ADDIU	Rd, Rs, CONST16	Rd = Rs + CONST16	
ADDU	Rd, Rs, Rt	Rd = Rs + Rt	
CLO	Rd, Rs	Rd = COUNTLEADINGONES(Rs)	
CLZ	Rd, Rs	Rd = COUNTLEADINGZEROS(Rs)	
LA	Rd, LABEL	Rd = ADDRESS(LABEL)	
LI	Rd, IMM32	Rd = IMM32	
LUI	Rd, CONST16	Rd = CONST16 << 16	
MOVE	Rd, Rs	Rd = Rs	
NEG_U	Rd, Rs	Rd = -Rs	
SUB_R	Rd, Rs	Rd = Rs <sub>7:0</sub>	
SEH <sup>R2</sup>	Rd, Rs	Rd = Rs <sub>15:0</sub>	
SUB	Rd, Rs, Rt	Rd = Rs - Rt	(OVERFLOW TRAP)
SUBU	Rd, Rs, Rt	Rd = Rs - Rt	
SHIFT AND ROTATE OPERATIONS			
ROTR <sup>R2</sup>	Rd, Rs, BITS5	Rd = Rs <sub>BITS5-1:0</sub> :: Rs <sub>31:BITS5</sub>	
ROTRV <sup>R2</sup>	Rd, Rs, Rt	Rd = Rs <sub>Rt49-10</sub> :: Rs <sub>31:RT40</sub>	
SLL	Rd, Rs, SHIFT5	Rd = Rs << SHIFT5	
SLLV	Rd, Rs, RT	Rd = Rs << RT <sub>4:0</sub>	
SRA	Rd, Rs, SHIFT5	Rd = Rs >> SHIFT5	
SRAV	Rd, Rs, RT	Rd = Rs >> RT <sub>4:0</sub>	
SRL	Rd, Rs, SHIFT5	Rd = Rs >> SHIFT5	
SRLV	Rd, Rs, RT	Rd = Rs >> RT <sub>4:0</sub>	

Copyright © 2008 MIPS Technologies, Inc. All rights reserved.

### Powers of two

n	2 <sup>n</sup>
0	1
1	2
2	4
3	8
4	16
5	32
6	64
7	128
8	256
9	512
10	1,024
11	2,048
12	4,096
13	8,192
14	16,384
15	32,768
16	65,536

### The Intel x86 instruction set

LOGICAL AND BIT-FIELD OPERATIONS	
AND	Rd, Rs, Rt
ANDI	Rd, Rs, CONST16
EXT <sup>R2</sup>	Rd, Rs, P, S
INS <sup>R2</sup>	Rd, Rs, P, S
NOP	
NOR	Rd, Rs, Rt
NOT	Rd, Rs
OR	Rd, Rs, Rt
ORI	Rd, Rs, CONST16
WSBH <sup>R2</sup>	Rd, Rs
XOR	Rd, Rs, Rt
XORI	Rd, Rs, CONST16

  

JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)	
B	OFF18
BAL	OFF18
BEQ	Rs, Rt, OFF18
BEQZ	Rs, OFF18
BGEZ	Rs, OFF18
BGEZAL	Rs, OFF18
BGTZ	Rs, OFF18
BLEZ	Rs, OFF18
BLTZ	Rs, OFF18
BLTZAL	Rs, OFF18
BNE	Rs, RT, OFF18
BNEZ	Rs, OFF18
J	ADDR28
JAL	ADDR28
JALR	Rd, Rs
JR	Rs

  

LOAD AND STORE OPERATIONS	
LB	Rd, OFF16(Rs)
LBU	Rd, OFF16(Rs)
LH	Rd, OFF16(Rs)
LHU	Rd, OFF16(Rs)
LW	Rd, OFF16(Rs)
LWL	Rd, OFF16(Rs)
LWR	Rd, OFF16(Rs)
SB	Rs, OFF16(Rt)
SH	Rs, OFF16(Rt)
SW	Rs, OFF16(Rt)
SWL	Rs, OFF16(Rt)
SWR	Rs, OFF16(Rt)
ULW	Rd, OFF16(Rs)
USW	Rs, OFF16(Rt)

  

ATOMIC READ-MODIFY-WRITE OPERATIONS	
LL	Rd, OFF16(Rs)
SC	Rd, OFF16(Rs)

MD00565 Revision 01.01

### Boolean axioms

Name	Definition
Identity law	1 & A = A 0   A = A
Null law	0 & A = 0 1   A = 1
Idempotent law	A & A = A A   A = A
Inverse law	A & !A = 0 A   !A = 1
Commutative law	A & B = B & A A   B = B   A
Associative law	(A&B) & C = A & (B&C) (A B)   C = A   (B C)
Distributive law	A   (B&C) = (A B) & (A C) A & (B C) = (A&B)   (A&C)
Absorption law	A & (A B) = A A   (A&B) = A
De Morgan's law	! (A&B) = !A   !B ! (A B) = !A & !B
Double negation law	!!A = A