

ECE/CS 250 EXAM REFERENCE SHEET

(You may keep or discard this sheet)

MIPS info

MIPS32® Instruction Set Quick Reference

Rd	- DESTINATION REGISTER
Rs, Rt	- SOURCE OPERAND REGISTERS
RA	- RETURN ADDRESS REGISTER (R31)
PC	- PROGRAM COUNTER
ACC	- 64-BIT ACCUMULATOR
Lo, Hi	- ACCUMULATOR LOW (ACC _{31:0}) AND HIGH (ACC _{63:32}) PARTS
	- SIGNED OPERAND OR SIGN EXTENSION
	- UNSIGNED OPERAND OR ZERO EXTENSION
	- CONCATENATION OF BIT FIELDS
R2	- MIPS32 RELEASE 2 INSTRUCTION
DOTTED	- ASSEMBLER PSEUDO-INSTRUCTION

PLEASE REFER TO "MIPS32 ARCHITECTURE FOR PROGRAMMERS VOLUME II: THE MIPS32 INSTRUCTION SET" FOR COMPLETE INSTRUCTION SET INFORMATION.

ARITHMETIC OPERATIONS			
ADD	Rd, Rs, Rt	Rd = Rs + Rt	(OVERFLOW TRAP)
ADDI	Rd, Rs, const16	Rd = Rs + const16	(OVERFLOW TRAP)
ADDIU	Rd, Rs, const16	Rd = Rs + const16	
ADDU	Rd, Rs, Rt	Rd = Rs + Rt	
CLO	Rd, Rs	Rd = COUNTLeadingOnes(Rs)	
CLZ	Rd, Rs	Rd = COUNTLeadingZeros(Rs)	
LA	Rd, label	Rd = ADDRESS(label)	
LI	Rd, imm32	Rd = imm32	
LUI	Rd, const16	Rd = const16 << 16	
MOVE	Rd, Rs	Rd = Rs	
NEG_U	Rd, Rs	Rd = -Rs	
SEB ^{R2}	Rd, Rs	Rd = Rs _{7:0}	
SEH ^{R2}	Rd, Rs	Rd = Rs _{15:0}	
SUB	Rd, Rs, Rt	Rd = Rs - Rt	(OVERFLOW TRAP)
SUBU	Rd, Rs, Rt	Rd = Rs - Rt	


SHIFT AND ROTATE OPERATIONS			
ROTR ^{R2}	Rd, Rs, bits5	Rd = Rs _{31:bits5} :: Rs _{31:bits5}	
ROTRV ^{R2}	Rd, Rs, Rt	Rd = Rs _{RT40:10} :: Rs _{31:RT40}	
SLL	Rd, Rs, shift5	Rd = Rs << shift5	
SLLV	Rd, Rs, Rt	Rd = Rs << RT _{4:0}	
SRA	Rd, Rs, shift5	Rd = Rs >> shift5	
SRAV	Rd, Rs, Rt	Rd = Rs >> RT _{4:0}	
SRL	Rd, Rs, shift5	Rd = Rs >> shift5	
SRLV	Rd, Rs, Rt	Rd = Rs >> RT _{4:0}	

Copyright © 2008 MIPS Technologies, Inc. All rights reserved.

Powers of two

n	2 ⁿ
0	1
1	2
2	4
3	8
4	16
5	32
6	64
7	128
8	256
9	512
10	1,024
11	2,048
12	4,096
13	8,192
14	16,384
15	32,768
16	65,536

Chemical structure of glucose



LOGICAL AND BIT-FIELD OPERATIONS		
AND	Rd, Rs, Rt	Rd = Rs & Rt
ANDI	Rd, Rs, const16	Rd = Rs & const16
EXT ^{R2}	Rd, Rs, P, S	Rs = RS _{P:S-1:P}
INS ^{R2}	Rd, Rs, P, S	RD _{P:S-1:P} = RS _{S-1:0}
NOP		NoOp
NOR	Rd, Rs, Rt	Rd = ~ (Rs Rt)
NOT	Rd, Rs	Rd = ~Rs
OR	Rd, Rs, Rt	Rd = Rs Rt
ORI	Rd, Rs, const16	Rd = Rs const16
WSBH ^{R2}	Rd, Rs	Rd = RS _{23:16} :: RS _{31:24} :: RS _{7:0} :: RS _{15:8}
XOR	Rd, Rs, Rt	Rd = Rs - Rt
XORI	Rd, Rs, const16	Rd = Rs const16

JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)		
B	OFF18	PC += OFF18
BAL	OFF18	RA = PC + 8, PC += OFF18
BEQ	Rs, Rt, OFF18	IF Rs = Rt, PC += OFF18
BEQZ	Rs, OFF18	IF Rs = 0, PC += OFF18
BGEZ	Rs, OFF18	IF Rs ≥ 0, PC += OFF18
BGEZAL	Rs, OFF18	RA = PC + 8; IF Rs ≥ 0, PC += OFF18
BGTZ	Rs, OFF18	IF Rs > 0, PC += OFF18
BLEZ	Rs, OFF18	IF Rs ≤ 0, PC += OFF18
BLTZ	Rs, OFF18	IF Rs < 0, PC += OFF18
BLTZAL	Rs, OFF18	RA = PC + 8; IF Rs < 0, PC += OFF18
BNE	Rs, Rt, OFF18	IF Rs ≠ Rt, PC += OFF18
BNEZ	Rs, OFF18	IF Rs ≠ 0, PC += OFF18
J	ADDR28	PC = PC _{31:28} :: ADDR28
JAL	ADDR28	RA = PC + 8; PC = PC :: ADDR
JALR	RD, RS	RD = PC + 8; PC = RS
JR	RS	PC = RS

LOAD AND STORE OPERATIONS		
LB	RD, OFF16(RS)	RD = MEM8(RS + OFF16)
LBU	RD, OFF16(RS)	RD = MEM8(RS + OFF16)
LH	RD, OFF16(RS)	RD = MEM16(RS + OFF16)
LHU	RD, OFF16(RS)	RD = MEM16(RS + OFF16)
LW	RD, OFF16(RS)	RD = MEM32(RS + OFF16)
LWL	RD, OFF16(RS)	RD = LOADWORDLEFT(RS + OFF16)
LWR	RD, OFF16(RS)	RD = LOADWORDRIGHT(RS + OFF16)
SB	RS, OFF16(RT)	MEM8(RT + OFF16) = RS _{7:0}
SH	RS, OFF16(RT)	MEM16(RT + OFF16) = RS _{15:8}
SW	RS, OFF16(RT)	MEM32(RT + OFF16) = RS
SWL	RS, OFF16(RT)	STOREWORDLEFT(RT + OFF16, RS)
SWR	RS, OFF16(RT)	STOREWORDRIGHT(RT + OFF16, RS)
ULW	RD, OFF16(RS)	RD = UNALIGNED_MEM32(RS + OFF16)
USW	RS, OFF16(RT)	UNALIGNED_MEM32(RT + OFF16) = RS

ATOMIC READ-MODIFY-WRITE OPERATIONS		
LL	RD, OFF16(RS)	RD = MEM32(RS + OFF16); LINK
SC	RD, OFF16(RS)	IF ATOMIC, MEM32(RS + OFF16) = RD; RD = ATOMIC ? 1 : 0

MD00565 Revision 01.01

REGISTERS		
0	zero	Always equal to zero
1	at	Assembler temporary; used by the assembler
2-3	v0-v1	Return value from a function call
4-7	a0-a3	First four parameters for a function call
8-15	t0-t7	Temporary variables; need not be preserved
16-23	s0-s7	Function variables; must be preserved
24-25	t8-t9	Two more temporary variables
26-27	k0-k1	Kernel use registers; may change unexpectedly
28	gp	Global pointer
29	sp	Stack pointer
30	fp/s8	Stack frame pointer or subroutine variable
31	ra	Return address of the last subroutine call