

ECE/CS 250 EXAM REFERENCE SHEET

(You may keep or discard this sheet)

MIPS info

MIPS32® Instruction Set Quick Reference

- Rd — DESTINATION REGISTER
- Rs, Rt — SOURCE OPERAND REGISTERS
- RA — RETURN ADDRESS REGISTER (R31)
- PC — PROGRAM COUNTER
- ACC — 64-BIT ACCUMULATOR
- Lo, Hi — ACCUMULATOR LOW (ACC_{31:0}) AND HIGH (ACC_{63:32}) PARTS
- SIGNED OPERAND OR SIGN EXTENSION
- UNSIGNED OPERAND OR ZERO EXTENSION
- :: — CONCATENATION OF BIT FIELDS
- R2 — MIPS32 RELEASE 2 INSTRUCTION
- ASSEMBLER PSEUDO-INSTRUCTION

PLEASE REFER TO "MIPS32 ARCHITECTURE FOR PROGRAMMERS VOLUME II: THE MIPS32 INSTRUCTION SET" FOR COMPLETE INSTRUCTION SET INFORMATION.

ARITHMETIC OPERATIONS			
ADD	Rd, Rs, Rt	Rd = Rs + Rt	(OVERFLOW TRAP)
ADDI	Rd, Rs, const16	Rd = Rs + const16	(OVERFLOW TRAP)
ADDIU	Rd, Rs, const16	Rd = Rs + const16	
ADDU	Rd, Rs, Rt	Rd = Rs + Rt	
CLO	Rd, Rs	Rd = COUNTLEADINGONES(Rs)	
CLZ	Rd, Rs	Rd = COUNTLEADINGZEROS(Rs)	
LA	Rd, LABEL	Rd = ADDRESS(LABEL)	
LI	Rd, imm32	Rd = IMM32	
LUI	Rd, const16	Rd = const16 << 16	
MOVE	Rd, Rs	Rd = Rs	
NEGU	Rd, Rs	Rd = -Rs	
SEB ^{R2}	Rd, Rs	Rd = RS _{7:0}	
SEH ^{R2}	Rd, Rs	Rd = RS _{15:0}	
SUB	Rd, Rs, Rt	Rd = Rs - Rt	(OVERFLOW TRAP)
SUBU	Rd, Rs, Rt	Rd = Rs - Rt	

SHIFT AND ROTATE OPERATIONS			
ROTR ^{R2}	Rd, Rs, bits5	Rd = RS _{bits5-1:0} :: RS _{31:bits5}	
ROTRV ^{R2}	Rd, Rs, Rt	Rd = RS _{Rt40-1:0} :: RS _{31:Rt40}	
SLL	Rd, Rs, shift5	Rd = Rs << shift5	
SLLV	Rd, Rs, Rt	Rd = Rs << Rt _{4:0}	
SRA	Rd, Rs, shift5	Rd = Rs >> shift5	
SRAV	Rd, Rs, Rt	Rd = Rs >> Rt _{4:0}	
SRL	Rd, Rs, shift5	Rd = Rs >> shift5	
SRLV	Rd, Rs, Rt	Rd = Rs >> Rt _{4:0}	

Copyright © 2008 MIPS Technologies, Inc. All rights reserved.

Powers of two

n	2 ⁿ
0	1
1	2
2	4
3	8
4	16
5	32
6	64
7	128
8	256
9	512
10	1,024
11	2,048
12	4,096
13	8,192
14	16,384
15	32,768
16	65,536

LOGICAL AND BIT-FIELD OPERATIONS			
AND	Rd, Rs, Rt	Rd = Rs & Rt	
ANDI	Rd, Rs, const16	Rd = Rs & const16	
EXT ^{R2}	Rd, Rs, P, S	Rs = RS _{P+8:1:P}	
INS ^{R2}	Rd, Rs, P, S	RD _{P+8:1:P} = RS _{S:1:0}	
NOP		No-OP	
NOR	Rd, Rs, Rt	Rd = ~(Rs Rt)	
NOT	Rd, Rs	Rd = ~Rs	
OR	Rd, Rs, Rt	Rd = Rs Rt	
ORI	Rd, Rs, const16	Rd = Rs const16	
WSBH ^{R2}	Rd, Rs	Rd = RS _{23:16} :: RS _{31:24} :: RS _{7:0} :: RS _{15:8}	
XOR	Rd, Rs, Rt	Rd = Rs ^ Rt	
XORI	Rd, Rs, const16	Rd = Rs ^ const16	

CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS			
MOVN	Rd, Rs, Rt	if Rt ≠ 0, Rd = Rs	
MOVZ	Rd, Rs, Rt	if Rt = 0, Rd = Rs	
SLT	Rd, Rs, Rt	Rd = (Rs < Rt) ? 1 : 0	
SLTI	Rd, Rs, const16	Rd = (Rs < const16) ? 1 : 0	
SLTIU	Rd, Rs, const16	Rd = (Rs < const16) ? 1 : 0	
SLTU	Rd, Rs, Rt	Rd = (Rs < Rt) ? 1 : 0	

MULTIPLY AND DIVIDE OPERATIONS			
DIV	Rs, Rt	Lo = Rs / Rt	Rs MOD Rt
DIVU	Rs, Rt	Lo = Rs / Rt	Rs MOD Rt
MADD	Rs, Rt	Acc += Rs	Rt
MADDU	Rs, Rt	Acc += Rs	Rt
MSUB	Rs, Rt	Acc -= Rs	Rt
MSUBU	Rs, Rt	Acc -= Rs	Rt
MUL	Rd, Rs, Rt	Rd = Rs * Rt	
MULT	Rs, Rt	Acc = Rs * Rt	
MULTU	Rs, Rt	Acc = Rs * Rt	

ACCUMULATOR ACCESS OPERATIONS			
MFHI	Rd	Rd = Hi	
MFLO	Rd	Rd = Lo	
MTHI	Rs	Hi = Rs	
MTL0	Rs	Lo = Rs	


JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)			
B	off18	PC += off18	
BAL	off18	RA = PC + 8, PC += off18	
BEQ	Rs, Rt, off18	if Rs = Rt, PC += off18	
BEOZ	Rs, off18	if Rs = 0, PC += off18	
BGEZ	Rs, off18	if Rs ≥ 0, PC += off18	
BGEZAL	Rs, off18	RA = PC + 8; if Rs ≥ 0, PC += off18	
BGTZ	Rs, off18	if Rs > 0, PC += off18	
BLEZ	Rs, off18	if Rs ≤ 0, PC += off18	
BLTZ	Rs, off18	if Rs < 0, PC += off18	
BLTZAL	Rs, off18	RA = PC + 8; if Rs < 0, PC += off18	
BNE	Rs, Rt, off18	if Rs ≠ Rt, PC += off18	
BNEZ	Rs, off18	if Rs ≠ 0, PC += off18	
J	ADDR28	PC = PC _{31:28} :: ADDR28	
JAL	ADDR28	RA = PC + 8; PC = PC _{31:28} :: ADDR	
JALR	Rd, Rs	Rd = PC + 8; PC = Rs	
JR	Rs	PC = Rs	

LOAD AND STORE OPERATIONS			
LB	Rd, off16(Rs)	Rd = MEM8(Rs + off16)	
LBU	Rd, off16(Rs)	Rd = MEM8(Rs + off16)	
LH	Rd, off16(Rs)	Rd = MEM16(Rs + off16)	
LHU	Rd, off16(Rs)	Rd = MEM16(Rs + off16)	
LW	Rd, off16(Rs)	Rd = MEM32(Rs + off16)	
LWL	Rd, off16(Rs)	Rd = LOADWORDLEFT(Rs + off16)	
LWR	Rd, off16(Rs)	Rd = LOADWORDRIGHT(Rs + off16)	
SB	Rs, off16(Rt)	MEM8(Rt + off16) = RS _{7:0}	
SH	Rs, off16(Rt)	MEM16(Rt + off16) = RS _{15:0}	
SW	Rs, off16(Rt)	MEM32(Rt + off16) = Rs	
SWL	Rs, off16(Rt)	STOREWORDLEFT(Rt + off16, Rs)	
SWR	Rs, off16(Rt)	STOREWORDRIGHT(Rt + off16, Rs)	
ULW	Rd, off16(Rs)	Rd = UNALIGNED_MEM32(Rs + off16)	
USW	Rs, off16(Rt)	UNALIGNED_MEM32(Rt + off16) = Rs	

ATOMIC READ-MODIFY-WRITE OPERATIONS			
LL	Rd, off16(Rs)	Rd = MEM32(Rs + off16); LINK	
SC	Rd, off16(Rs)	if ATOMIC, MEM32(Rs + off16) = Rd; Rd = ATOMIC ? 1 : 0	

MD00565 Revision 01.01

Chemical structure of glucose



REGISTERS			
0	zero	Always equal to zero	
1	at	Assembler temporary; used by the assembler	
2-3	v0-v1	Return value from a function call	
4-7	a0-a3	First four parameters for a function call	
8-15	t0-t7	Temporary variables; need not be preserved	
16-23	s0-s7	Function variables; must be preserved	
24-25	t8-t9	Two more temporary variables	
26-27	k0-k1	Kernel use registers; may change unexpectedly	
28	gp	Global pointer	
29	sp	Stack pointer	
30	fp/s8	Stack frame pointer or subroutine variable	
31	ra	Return address of the last subroutine call	