

ECE/CS 250 EXAM REFERENCE SHEET

(You may keep or discard this sheet)

MIPS info

MIPS32[®] Instruction Set Quick Reference

- Rd — DESTINATION REGISTER
- Rs, Rt — SOURCE OPERAND REGISTERS
- RA — RETURN ADDRESS REGISTER (R31)
- PC — PROGRAM COUNTER
- Acc — 64-BIT ACCUMULATOR
- Lo, Hi — ACCUMULATOR LOW (ACC31:0) AND HIGH (ACC63:32) PARTS
- SIGNED OPERAND OR SIGN EXTENSION
- UNSIGNED OPERAND OR ZERO EXTENSION
- CONCATENATION OF BIT FIELDS
- R2 — MIPS32 RELEASE 2 INSTRUCTION
- DOTTED — ASSEMBLER PSEUDO-INSTRUCTION

PLEASE REFER TO "MIPS32 ARCHITECTURE FOR PROGRAMMERS VOLUME II: THE MIPS32 INSTRUCTION SET" FOR COMPLETE INSTRUCTION SET INFORMATION.

ARITHMETIC OPERATIONS			
ADD	Rd, Rs, Rt	Rd = Rs + Rt	(OVERFLOW TRAP)
ADDI	Rd, Rs, CONST16	Rd = Rs + CONST16	(OVERFLOW TRAP)
ADDIU	Rd, Rs, CONST16	Rd = Rs + CONST16	
ADDU	Rd, Rs, Rt	Rd = Rs + Rt	
CLO	Rd, Rs	Rd = COUNTLEADINGONES(Rs)	
CLZ	Rd, Rs	Rd = COUNTLEADINGZEROS(Rs)	
LA	Rd, LABEL	Rd = ADDRESS(LABEL)	
LI	Rd, IMM32	Rd = IMM32	
LUI	Rd, CONST16	Rd = CONST16 << 16	
MOVE	Rd, Rs	Rd = Rs	
NEGU	Rd, Rs	Rd = -Rs	
SEB ^{R2}	Rd, Rs	Rd = Rs _{7:0}	
SEH ^{R2}	Rd, Rs	Rd = Rs _{15:0}	
SUB	Rd, Rs, Rt	Rd = Rs - Rt	(OVERFLOW TRAP)
SUBU	Rd, Rs, Rt	Rd = Rs - Rt	

SHIFT AND ROTATE OPERATIONS			
ROTR ^{R2}	Rd, Rs, BITS5	Rd = RS _{BITS4:0} :: RS _{31:BITS8}	
ROTRV ^{R2}	Rd, Rs, Rt	Rd = RS _{RT4:0} :: RS _{31:RT4:0}	
SLL	Rd, Rs, SHIFT5	Rd = Rs << SHIFT5	
SLLV	Rd, Rs, RT	Rd = Rs << RT _{4:0}	
SRA	Rd, Rs, SHIFT5	Rd = Rs >> SHIFT5	
SRAV	Rd, Rs, RT	Rd = Rs >> RT _{4:0}	
SRL	Rd, Rs, SHIFT5	Rd = Rs >> SHIFT5	
SRLV	Rd, Rs, RT	Rd = Rs >> RT _{4:0}	

LOGICAL AND BIT-FIELD OPERATIONS			
AND	Rd, Rs, Rt	Rd = Rs & Rt	
ANDI	Rd, Rs, CONST16	Rd = Rs & CONST16	
EXT ^{R2}	Rd, Rs, P, S	Rs = Rs _{P+9:1:P}	
INS ^{R2}	Rd, Rs, P, S	Rd _{P+9:1:P} = Rs _{5:0}	
NOF		No-OP	
NOR	Rd, Rs, Rt	Rd = ~(Rs Rt)	
NOT	Rd, Rs	Rd = ~Rs	
OR	Rd, Rs, Rt	Rd = Rs Rt	
ORI	Rd, Rs, CONST16	Rd = Rs CONST16	
WSBH ^{R2}	Rd, Rs	Rd = RS _{23:16} :: RS _{31:24} :: RS _{7:0} :: RS _{15:8}	
XOR	Rd, Rs, Rt	Rd = Rs ^ Rt	
XORI	Rd, Rs, CONST16	Rd = Rs ^ CONST16	

CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS			
MOVN	Rd, Rs, Rt	IF Rt ≠ 0, Rd = Rs	
MOVZ	Rd, Rs, Rt	IF Rt = 0, Rd = Rs	
SLT	Rd, Rs, Rt	Rd = (Rs < Rt) ? 1 : 0	
SLTI	Rd, Rs, CONST16	Rd = (Rs < CONST16) ? 1 : 0	
SLTIU	Rd, Rs, CONST16	Rd = (Rs < CONST16) ? 1 : 0	
SLTU	Rd, Rs, Rt	Rd = (Rs < Rt) ? 1 : 0	

MULTIPLY AND DIVIDE OPERATIONS			
DIV	Rs, Rt	Lo = Rs / Rt	Rs MOD Rt
DIVU	Rs, Rt	Lo = Rs / Rt	Rs MOD Rt
MADD	Rs, Rt	Acc += Rs	Rt
MADDU	Rs, Rt	Acc += Rs	Rt
MSUB	Rs, Rt	Acc -= Rs	Rt
MSUBU	Rs, Rt	Acc -= Rs	Rt
MUL	Rd, Rs, Rt	Rd = Rs * Rt	
MULT	Rs, Rt	Acc = Rs * Rt	
MULTU	Rs, Rt	Acc = Rs * Rt	

ACCUMULATOR ACCESS OPERATIONS			
MFHI	Rd	Rd = Hi	
MFLO	Rd	Rd = Lo	
MTHI	Rs	Hi = Rs	
MTLO	Rs	Lo = Rs	

JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)			
B	OFF18	PC += OFF18	
BAL	OFF18	RA = PC + 8, PC += OFF18	
BEQ	Rs, Rt, OFF18	IF Rs = Rt, PC += OFF18	
BEQZ	Rs, OFF18	IF Rs = 0, PC += OFF18	
BGEZ	Rs, OFF18	IF Rs ≥ 0, PC += OFF18	
BGEZAL	Rs, OFF18	RA = PC + 8; IF Rs ≥ 0, PC += OFF18	
BGTZ	Rs, OFF18	IF Rs > 0, PC += OFF18	
BLEZ	Rs, OFF18	IF Rs ≤ 0, PC += OFF18	
BLTZ	Rs, OFF18	IF Rs < 0, PC += OFF18	
BLTZAL	Rs, OFF18	RA = PC + 8; IF Rs < 0, PC += OFF18	
BNE	Rs, Rt, OFF18	IF Rs ≠ Rt, PC += OFF18	
BNEZ	Rs, OFF18	IF Rs ≠ 0, PC += OFF18	
J	ADDR28	PC = PC _{31:28} :: ADDR28	
JAL	ADDR28	RA = PC + 8, PC = PC _{31:28} :: ADDR	
JALR	Rd, Rs	Rd = PC + 8, PC = Rs	
JR	Rs	PC = Rs	

LOAD AND STORE OPERATIONS			
LB	Rd, OFF16(Rs)	Rd = MEM8(Rs + OFF16)	
LBU	Rd, OFF16(Rs)	Rd = MEM8(Rs + OFF16)	
LH	Rd, OFF16(Rs)	Rd = MEM16(Rs + OFF16)	
LHU	Rd, OFF16(Rs)	Rd = MEM16(Rs + OFF16)	
LW	Rd, OFF16(Rs)	Rd = MEM32(Rs + OFF16)	
LWL	Rd, OFF16(Rs)	Rd = LOADWORDLEFT(Rs + OFF16)	
LWR	Rd, OFF16(Rs)	Rd = LOADWORDRIGHT(Rs + OFF16)	
SB	Rs, OFF16(Rt)	MEM8(Rt + OFF16) = Rs _{7:0}	
SH	Rs, OFF16(Rt)	MEM16(Rt + OFF16) = Rs _{15:0}	
SW	Rs, OFF16(Rt)	MEM32(Rt + OFF16) = Rs	
SWL	Rs, OFF16(Rt)	STOREWORDLEFT(Rt + OFF16, Rs)	
SWR	Rs, OFF16(Rt)	STOREWORDRIGHT(Rt + OFF16, Rs)	
ULW	Rd, OFF16(Rs)	Rd = UNALIGNED_MEM32(Rs + OFF16)	
USW	Rs, OFF16(Rt)	UNALIGNED_MEM32(Rt + OFF16) = Rs	

ATOMIC READ-MODIFY-WRITE OPERATIONS			
LL	Rd, OFF16(Rs)	Rd = MEM32(Rs + OFF16), LINK	
SC	Rd, OFF16(Rs)	IF ATOMIC, MEM32(Rs + OFF16) = Rd; Rd = ATOMIC ? 1 : 0	

Copyright © 2008 MIPS Technologies, Inc. All rights reserved.

The Intel x86 instruction set

MD00565 Revision 01.01

Powers of two

<i>n</i>	2 ^{<i>n</i>}
0	1
1	2
2	4
3	8
4	16
5	32
6	64
7	128
8	256
9	512
10	1,024
11	2,048
12	4,096
13	8,192
14	16,384
15	32,768
16	65,536

Boolean axioms

Name	Definition
Identity law	1 & A = A 0 A = A
Null law	0 & A = 0 1 A = 1
Idempotent law	A & A = A A A = A
Inverse law	A & !A = 0 A !A = 1
Commutative law	A & B = B & A A B = B A
Associative law	(A & B) & C = A & (B & C) (A B) C = A (B C)
Distributive law	A (B & C) = (A B) & (A C) A & (B C) = (A & B) (A & C)
Absorption law	A & (A B) = A A (A & B) = A
De Morgan's law	!(A & B) = !A !B !(A B) = !A & !B
Double negation law	!!A = A